


# Analysis of Networks

## Reading


- Section 7.1
- Papers (see Tsquare)

## Topology Optimization



- Network design is subject to physical constraints
  - ❖ Wiring area → bisection bandwidth
  - ❖ I/O → pin out
  - ❖ Speed → wire length
  - ❖ Power → wiring and buffers

## Evaluation Metrics



- Bisection bandwidth
  - ❖ This is minimum bandwidth across any bisection of the network
- Bisection bandwidth is a limiting attribute of performance

Georgia Tech

### Metrics

Network	Bisection Width	Node Size (I/O)
$k$ -ary $n$ -cube	$2Wk^{n-1}$	$2Wn$
Binary $n$ -cube	$NW/2$	$nW$
$n$ -dimensional mesh	$Wk^{n-1}$	$2Wn$
<i>Omega Network</i>	$NW$	$2tW$

ECE 8813a (5)

Georgia Tech

### A Few Observations

- For non-uniform  $k$ -ary  $n$ -cubes pick the bisection orthogonal to the largest radix

$$\text{Bisection width} = \frac{2WN}{k_m}$$

where  $k_m$  is the largest radix

ECE 8813a (6)

Georgia Tech

### Node Size

- Number of available I/Os
- What node size does the bisection width imply?
  - Normalize to that of a binary hypercube

$$\text{Bisection Width} = 2Wk^{n-1} = N$$

$$W = \frac{k}{2}$$

- This is the maximum channel width that is permitted by the given bisection width and leads to a pin out of  $nk$

ECE 8813a (7)

Georgia Tech

### Node Size (cont.)

- Channel width must satisfy two constraints

$$W \leq \frac{\text{PinOut}}{2n}$$

$$W \leq \frac{\text{BisectionWidth}}{2 \times k^{n-1}}$$

ECE 8813a (8)

Georgia Tech

## Node Size (cont.)

- Effect of channel width on latency
  - Consider the following comparison between a  $N = 2^n$  binary hypercube and  $N = k^m$   $k$ -ary  $m$ -cube (equal node size)

$$W_m = W_h \times \frac{n}{2} \times \frac{1}{m}$$

- Keeping the number of nodes constant

$$k = N^{\frac{1}{m}}$$

↑ Linear increase in channel width
↓ Exponential increase distance

As  $m$  decreases

---

ECE 8813a (9)

Georgia Tech

## Wire Delay

Interleaved layouts

- Mapping higher dimensional networks to 2D and 3D implementations
  - Normalize to the wire length in 2D implementations
  - Layout arguments including/excluding wire width

---

ECE 8813a (10)

Georgia Tech

## Wire Delay (cont.)

- Length of the longest wire is greater by a factor of
 
$$k^{\frac{n-2}{2}} \left( \sqrt{k} \times k^{n-2} \right)$$
- Wire delay models
  - Linear
  - Logarithmic
  - constant

---

ECE 8813a (11)

Georgia Tech

## Basic Latency Model

- No load latency model
 
$$t_{\text{wormhole}} = [D \times (t_r + t_s + t_w)] + [\max(t_s, t_w) \times \left\lceil \frac{L}{W} \right\rceil]$$
  - Routing delays can be non-negligible
  - Assumes a router that uses both input buffering and output buffering
    - For an input buffered switch  $\max(t_s, t_w) \rightarrow (t_s + t_w)$

---

ECE 8813a (12)

## Improved Latency Model

- The preceding model can be modified for
  - ❖ Wire length: normalize delays to 2D wire delay
  - ❖ Random traffic effects: can modify D

$$t_{wormhole} = \underbrace{\left[ \frac{nk}{4} \times (r + s + k^{\frac{n-2}{2}}) \right]}_{\text{Uniform traffic, } k \text{ even}} + \underbrace{\left[ \max(s, k^{\frac{n-2}{2}}) \times \left[ \frac{L}{W} \right] \right]}_{\text{Normalize delays to that of 2D wire delay}}$$

Captures parameters of topology, physical constraints, router microarchitecture, & application

## Application of the Latency Model

- Alternative delay models
- Latency expression can be viewed as the sum of a *distance* component and a *message* component
  - ❖ Behavior of each component differs for increasing dimensionality
  - ❖ Minimum occurs when both are equal
- Further generalizations
  - ❖ Routing and switching delays as a function of dimension
  - ❖ Delays due to the use of virtual channels

## Analysis





- Constant bisection width
  - ❖ Assumes wiring density is the limiting resource
- Constant node size
  - ❖ Assumes that pin out is the limiting resource
- Constant wire throughput
  - ❖ Assumes wire length is the limiting resource

## Constant Bisection Width

- Assume bisection width is fixed to that of a  $k$ -ary  $n$ -cube with  $k=2$  and  $W = 1$ 
  - ❖ Bisection width =  $N$  (note use of full duplex channels)
- For  $K > 1$ ,  $W = (k/2)$ , latency for linear wire delay is reduced to

$$t_{wormhole} = \underbrace{\left[ \frac{nk}{4} \times (r + s + k^{\frac{n-2}{2}}) \right]}_{\text{Distance component}} + \underbrace{\left[ \max(s, k^{\frac{n-2}{2}}) \times \left[ 2 \times \frac{L}{k} \right] \right]}_{\text{Message component}}$$

$W = \frac{k}{2}$



## Average Wire Length

- Average wire length in a dimension

$$l_2 \frac{(k-1)}{k}$$

- With  $(n/2)$  dimensions mapped to each physical dimension, average wire length in a physical dimension grows by a factor of  $k$  and is

$$l_2 \frac{(k-1)}{k} + l_2 \frac{(k-1)}{k} k + l_2 \frac{(k-1)}{k} k^2 \dots$$

- Average across all dimensions we have

$$w_{avg} = 2l_2 \frac{(N^{\frac{n}{2}} - 1)}{nk}$$

## Summary

- Latency can be written as

$$Latency = \alpha \cdot Dist(n) + \beta \cdot MsgLength(n)$$

- Minimum latency achieved when components are equal
- Rate of growth of components determined by network parameters
- Congestion can be modeled with the addition of a third term
- The general case was made for low radix routers**

## The Case for High Radix Routers

- Let us study the argument for high radix routers

- Packet Latency is given by

$$T = Ht_r + L/b$$

$t_r$  ← per router hop delay
channel bandwidth ←  $b$

- For a non-blocking network this can be given as

$$T = 2t_r \log_k N + 2kL/B$$

total router bandwidth ←  $B$

Note  $b = \frac{B}{2k}$

Required of a non-blocking network

## The Case for High Radix Routers (cont.)

- Find the value of  $k$  to minimize the preceding latency expression

$$k \log^2 k = \frac{Bt_r \log N}{L}$$

aspect ratio →

- Analyze dependencies on the radix
  - Keep the switch cycle time constant while #pipeline stages grows


$$t_r = t_{cy} P = t_{cy} (X + Y \log_2 k)$$

## Observations/Assumptions

- Since total router bandwidth is fixed,  $k$  is assumed to independent of  $B$
- The router delay model
  - ❖ As router delays increases ( $\log k$ ) this is offset by a distance reduction ( $1/\log k$ ) in the network
  - ❖ Net effect is that the optimal radix does not change
- Note the independence of header delay from  $k$ 
  - ❖ The latency is based on Clos and fat tree style topologies

ECE 8813a (25)

## Optimal Radix



- When does serialization latency begin to dominate?
- Note that cost is roughly proportional to bandwidth (pins)

Reproduced from, John Kim, William J. Dally, Brian Towles, Amit K. Gupta, "Microarchitecture of a High-Radix Router," *Proceedings of the International Symposium on Computer Architecture*, June 2005

ECE 8813a (26)

## Some Comments

- Target is indirect networks where distance vs. radix properties are different from direct networks
- Targeted towards very large scale networks
  - ❖ Commercial implications of indirect networks
- Energy behaviors at scale have quite an influence

ECE 8813a (27)

## Summary

- Simple models of resource demand can inform decisions about interconnect
  - ❖ Topology, channel width, router complexity
- The models must track technology
  - ❖ ITRS roadmap
- Now onto to some case studies.....

ECE 8813a (28)